Read Panasonic KX-NS500 / KX-NS520 / KX-NS500RU / KX-NS520RU Service Manual Supplement online
7
Change
Change
Changed from Original Service Manual as section 4.3.1.
1.1.3.
CPU Board (SPR)
Fig.4 shows detail block diagram of CPU Board (SPR), and each function of CPU Board (SPR) is described in Table.6.
Table.* CPU Board (SPR) Function Description
Card
Description
CPU
CPU controls the line card in the expansion unit by the control from an CPU Board (MPR).
DDR3
DDR3 is main memory of CPU Board (SPR). Operating system, application program and concerning data are
stored in this memory.
stored in this memory.
NAND Flash
CPU program is stored in this memory.
ASIC
ASIC provides control and monitoring function of each line card.
ARM
Cortex- A8
300MHz
L1 32K/32K
w/SED
L2 256K w/ECC
176K ROM
64K RAM
64K RAM
Crypto
DDR
Interface
DDR3
128MB
NAND
NAND
FLASH
256MB
UART
SD
GPIO
Interrupt
etc.
DC/DC(+3.3V,+1.8V,+1.1V)
AC_ALM, DC_ALM, System Reset, FPGA_REBOOT, DONE
ASIC1
Slave
Mode
Slave
Mode
LED
+5V
External bus
8
0
P
IN
C
C
O
N
NE
C
T
O
R
(C
(C
PU
In
te
rf
a
c
e
)
ST
A
T
US
DC/DC
+3.3V
+15V
8bit
8bit
+5V
+VBAT
LVDS
Down
Highway
Up
Highway
Highway
FH+CLK
(8MHz)
Interrupt
Exp I/F
RJ45
NETREF
Exp
ansi
on
bu
s
Fig.4 CPU Board (SPR) Block Diagram
Change
Click on the first or last page to see other KX-NS500 / KX-NS520 / KX-NS500RU / KX-NS520RU service manuals if exist.