Read Sony BDP-CX7000ES Service Manual online
BDP-CX7000ES
120
Pin No.
Pin Name
I/O
Description
G2
BL_VS
I
Not used
G3
LED_TEST2
O
Not used
G4
VDD15
-
Power supply terminal (+1.5V)
G11
GND
-
Ground terminal
G12
VDD33
-
Power supply terminal (+3.3V)
G13
GND
-
Ground terminal
G14
VOCK
O
Video clock signal output to the FPGA and video encoder
H1
GND
-
Ground terminal
H2
STEST10
I
Not used
H3
LED_TEST3
O
Not used
H4
VDD15
-
Power supply terminal (+1.5V)
H11
VDD15
-
Power supply terminal (+1.5V)
H12
GND
-
Ground terminal
H13
VOD7
O
Digital video (Y) signal output to the video encoder
H14
VOD8
O
Digital video signal output terminal Not used
J1
TEN
I
Enable signal input terminal (for JTAG) Not used
J2
STEST5
I
Not used
J3
LED_TEST4
O
Not used
J4
STEST4
I
Not used
J11
VDD15
-
Power supply terminal (+1.5V)
J12
GND
-
Ground terminal
J13
VOD5
O
Digital video signal output terminal Not used
J14
VOD6
O
Digital video (Y) signal output to the video encoder
K1, K2
VIDC9, VIDC8
O
Digital video (Cb/Cr) signal input from the FPGA
K3
LED_TEST5
O
Not used
K4
STEST3
I
Not used
K11
GND
-
Ground terminal
K12
VDD15
-
Power supply terminal (+1.5V)
K13, K14
VOD3, VOD4
O
Digital video signal output terminal Not used
L1, L2
VIDC7, VIDC6
I
Digital video (Cb/Cr) signal input from the FPGA
L3
LED_TEST6
O
Not used
L4
VDD15
-
Power supply terminal (+1.5V)
L5
GND
-
Ground terminal
L6, L7
VDD15
-
Power supply terminal (+1.5V)
L8
GND
-
Ground terminal
L9
VDD15
-
Power supply terminal (+1.5V)
L10
STEST2
I
Not used
L11
GND
-
Ground terminal
L12
VDD15
-
Power supply terminal (+1.5V)
L13, L14
VOD1, VOD2
O
Digital video signal output terminal Not used
M1, M2
VIDC5, VIDC4
I
Digital video (Cb/Cr) signal input from the FPGA
M3
GND
-
Ground terminal
M4
LED_TEST7
O
Not used
M5, M6
TMC1, TMC2
I
Mode control signal input terminal (for JTAG) Not used
M7
VDD33
-
Power supply terminal (+3.3V)
M8
GND
-
Ground terminal
M9, M10
N.C
-
Not used
M11
GND
-
Ground terminal
M12
VDD33
-
Power supply terminal (+3.3V)
M13
VOVS
O
Vertical sync signal output to the FPGA and video encoder
M14
VOD0
O
Digital video signal output terminal Not used
N1
VIDC3
I
Digital video (Cb/Cr) signal input from the FPGA
N2
GND
-
Ground terminal
N3
VIDC1
I
Digital video (Cb/Cr) signal input from the FPGA
N4 to N8
VIDY9, VIDY7, VIDY5,
VIDY3, VIDY1
I
Digital video (Y) signal input from the FPGA
N9
VIVS
I
Vertical sync signal input from the FPGA
N10
VICK
I
Video clock signal input from the FPGA
N11
STEST1
I
Not used
N12
TRST
I
Reset signal input terminal (for JTAG) Not used
Click on the first or last page to see other BDP-CX7000ES service manuals if exist.