Read Sharp DV-NC55 (serv.man11) Service Manual online
68
DV-NC55S/H
DV-NC60H
DV-NC60H
Name
Type
Description
Digital audio port (8-pin)
AMCLK
I/O(p.u.)
Audio master clock I/O. Sampling frequency can be selected among 384fs, 256fs,
192fs, and 128fs (programmable).
S/PDIF (AOUT[3])
O(p.d.)
S/PDIF transmitter output. It can be connected to DAC as the fourth audio output
(AOUT [3]). After resetting, this pin outputs the low-level signal.
AOUT[2:0]
O(p.d.)
Serial output of PCM stereo audio for DAC. After resetting, this pin outputs the low-
level signal.
AIN
I
Serial input of PCM stereo audio for ADC.
ALRCLK
O(p.d.)
LR clock output of AOUT [4:0] and AIN. The square wave is formed with the sampling
frequency. The LR polarities are programmable.
ABCLK
O(p.d.)
Bit clock output of AOUT [4:0] and AIN. AOUT is output to this clock in the leading
and trailing edges (programmable) and AIN is latched.
DVD-DSP interface (13-pin)
DVDREQ
O(p.d.)
DVD-DSP data request output (polarity programmable).
DVDVALID
I
DVD-DSP data effective input (polarity programmable).
DVDSOS
I
DVD-DSP data sector start input (polarity programmable).
DVDDAT[7:0]
I
DVD-DSP data input bus.
DVDSTRB
ID
DVD-DSP data bit strobe (clock) input. Polarity programmable.
DVDERR
I
DVD-DSP error input. Polarity programmable.
SDRAM interface (35-pin)
RAMDAT [15:0]
I/O(r.t.)
SDRAM bidirectional data bus.
RAMADD [11:0]
O(p.d.)
SDRAM address bus output.
RAMRAS#
O(p.u.)
SDRAM row selection (active Low) output.
RAMCAS#
O(p.u.)
SDRAM column selection (active Low) output.
PCLK
O(p.d.)
SDRAM clock output (same as the internal processing clock).
RAMDQM
O(p.d.)
SDRAM data masking (active High) output.
RAMCS0#
O(p.u.)
SDRAM chip select (active Low) output. Lower 2 Mbyte device.
RAMCS1#
O(p.u.)
SDRAM chip select (active Low) output. Upper 2 Mbyte device.
RAMWE#
O(p.u.)
SDRAM write enable (active Low) output.
TEST signal (pin 3)
SCNENBL
ID
Test pin. Normally connected to GNDP.
TESTMODE
ID
Test pin. Normally connected to GNDP.
ICEMODE
ID
Test pin. Normally connected to VDDP.
Power signal (49-pin)
GNDP
S
Ground for 3.3V digital power supply.
VDDP
S
3.3V digital power supply
VDDIP
S
3.3V digital power supply
GNDAAM
S
Ground for PLL power supply for 3.3V AMCLK generation.
VDDAAM
S
PLL power supply for 3.3V AMCLK generation.
GNDC
S
Ground for 1.8V digital power supply.
VDDC
S
1.8V digital power supply.
GNDA
S
Ground for PLL power supply for 1.8V internal clock generation.
VDDA
S
PLL power supply for 1.8V internal clock generation.
VDDD
S
Analog power supply for 3.3V video DAC.
GNDDAC
S
Ground for Analog power supply for 3.3V video DAC.
[D,B,P,S]
Click on the first or last page to see other DV-NC55 (serv.man11) service manuals if exist.