Read Panasonic KX-TVM200BX / KX-TVM204X / KX-TVM296X Service Manual online
•
•
•
• McBSP1
McBSP1 is connected with the serial management controller interface of VM-dedicated ASIC.
This interface sends and receives the voice data and control commands of each channel with up to 12 DSPs (24 channels) at
the maximum. The serial communication format to be connected is shown below. The DSP operates as a clock slave even at
McBSP1, and the clock master is the ASIC dedicated to VM. The base clock´s CLKR/X is set at 8.192 MHz, and the frame sync-
pulse at 2 KHz. As for the frame pulse, only one cycle of clock becomes active. The DSP is set to allow data to lag one bit
behind the assertion of frame pulse. Each channel´s command data 16 bits and voice data 16 bits are arranged as mainframe
and subframe, and 48 frames of 24 channels are timeshared and arranged on this serial communication format.
Each DSP sends and receives commands and data of two channels of serial communication signals. As DFH 1-12 signals that
show the dedicated data frame heads are input into each DSP, each DSP sends and receives data to and from these DFH
signals through 4-word frame, single-phase frame and 32-bit words (which can be changed, depending on temporary DSP
specifications). With DFH input, each DSP handles 24 x 2 x (16 +16) = 1536 bits as valid data. As for the frame format of
command frames, see ASIC module specifications. The frame format of data frames is composed of 16-bit MSB First. The
clock between McBSP0 and McBSP1 is not synchronized.
This interface sends and receives the voice data and control commands of each channel with up to 12 DSPs (24 channels) at
the maximum. The serial communication format to be connected is shown below. The DSP operates as a clock slave even at
McBSP1, and the clock master is the ASIC dedicated to VM. The base clock´s CLKR/X is set at 8.192 MHz, and the frame sync-
pulse at 2 KHz. As for the frame pulse, only one cycle of clock becomes active. The DSP is set to allow data to lag one bit
behind the assertion of frame pulse. Each channel´s command data 16 bits and voice data 16 bits are arranged as mainframe
and subframe, and 48 frames of 24 channels are timeshared and arranged on this serial communication format.
Each DSP sends and receives commands and data of two channels of serial communication signals. As DFH 1-12 signals that
show the dedicated data frame heads are input into each DSP, each DSP sends and receives data to and from these DFH
signals through 4-word frame, single-phase frame and 32-bit words (which can be changed, depending on temporary DSP
specifications). With DFH input, each DSP handles 24 x 2 x (16 +16) = 1536 bits as valid data. As for the frame format of
command frames, see ASIC module specifications. The frame format of data frames is composed of 16-bit MSB First. The
clock between McBSP0 and McBSP1 is not synchronized.
124
KX-TVM200BX
Click on the first or last page to see other KX-TVM200BX / KX-TVM204X / KX-TVM296X service manuals if exist.