MDX-C8900 - Sony Car Audio Service Manual (repair manual). Page 62

– 82 –

•

Pin No.

Pin Name

I/O

Function

1 to 5

TIN3 to TIN7

I/O

Input of the 4

×

8 matrix test keys (“L” is always output, except in test mode)     Not used (open)

6

LOAD

O

Loading motor control signal output to the motor driver (IC305)    *1

7

EJECT

O

Loading motor control signal output to the motor driver (IC305)    *1

8, 9

NCO

O

Not used (open)

10

MDMON

O

Power supply on/off control signal output of the MD mechanism deck section main power supply 
and loading motor drive (IC305) power supply    “H”: power on

11

E-SW

I

Inputs the disc loading completion detect switch detection signal                                                       
“L”: When completed of the disc loading operation

12

AG-OK

O

Output of aging status in test mode    “H”: aging completed, “L”: under aging    Not used (open)

13

ADJ-OK

O

Output of status when aging completed in test mode    “H”: aging OK, “L”: aging NG                     
Not used (open)

14 to 17

NCO

O

Not used (open)

18

DFCTSEL

I

Select whether defect function is used for the CXD2652AR (IC301)                                                 
“H”: not used this function, “L”: used this function (fixed at “H” in this set)

19

DPLLSEL

I

Select whether digital pll function is used for the CXD2652AR (IC301)                                           
“H”: not used this function, “L”: used this function (fixed at “H” in this set)

20

EMPHSEL

I

Select whether emphasis signal output from pin or unilink data                                                          
“H”: output from pin only, “L”: outputs from both pin and unilink data (fixed at “H” in this set)

21

LOCK

O

Mini-disc lock detection signal output to the master controller (IC500)    “H”: lock

22

NCO

O

Not used (open)

23

2M/4M

I

Select whether D-RAM capacitance 2M bit or 4M bit    “H”: 2M bit (internal D-RAM of IC301 
CXD2652AR), “L”: 4M bit (external D-RAM) (fixed at “L” in this set)

24, 25

NCO

O

Not used (open)

26

MNT0

I

Focus OK signal input from the CXD2652AR (IC301)                                                                       
“H” is input when focus is on (“L”: NG)

27

MNT1

I

Track jump detection signal input from the CXD2652AR (IC301)

28

MNT2

I

Monitor 2 signal input from the CXD2652AR (IC301)

29

MNT3

I

Monitor 3 signal input from the CXD2652AR (IC301)

30

RESET

I

System reset signal input from the master controller (IC500), reset signal generator (IC505) and 
reset switch (SW701)    “L”: reset    For several hundreds msec. after the power supply rises, “L” 
is input, then it changes to “H”

31

EXTAL

O

Main system clock output terminal (10 MHz)

32

XTAL

I

Main system clock input terminal (10 MHz)

33

VSS

—

Ground terminal

34

TX

O

Sub system clock output terminal (32.768 kHz)    Not used (open)

35

TEX

I

Sub system clock input terminal (32.768 kHz)    Not used (fixed at “L”)

36

AVSS

—

Ground terminal (for A/D converter)

37

AVREF

I

Reference voltage input terminal (+5V) (for A/D converter)

38

INIT

I

Initial reset signal input terminal (A/D input) (fixed at “H”)

39

TEMP

I

Temperature sensor (TH501) input terminal (A/D input)

40

ACNT

I

Select the number of load/eject aging times (A/D input)                                                                     
0H – 54H (30 times), 55H – OA9H (20 times), OAAH – OFFH (10 times)

41

DO-SEL

I

Select the digital output bits (A/D input)

42

EE-CS

O

Chip select signal output to the external EEPROM device    Not used (open)

43

EE-CKO

O

Serial data transfer clock signal output to the external EEPROM device    Not used (open)

44

EE-SIO

I/O

Two way data bus with the external EEPROM device    Not used (open)

45

MD-SO

O

Writing serial data signal output to the CXD2652AR (IC301) and CXA2523R (IC302)

46

LINKOFF

O

Unilink on/off control signal output to the SONY bus interface (IC504)                                            
“H”: link off, “L”: link on