Read Sony CDX-C4840R / CDX-C4850R Service Manual online
– 51 –
11
12
13
10
9
8
7
6
5
4
3
1
2
20
18
17
16
15
14
19
PAUSE
DETECTOR
INTERFACE
REGISTER
RDS/RDBS
DECODER
OSCILLATOR
AND CLOCK
TEST
CONTROL
MULTI-PATH
DETECTOR
RDS/RDBS
DEMODULATOR
CLOCKED
COMPARATOR
POWER SUPPLY
AND RESET
57kHz
8th ORDER
BAND-PASS
SIGNAL
QUALITY
DETECTOR
IIC-BUS
SLAVE
TRANSCEIVER
SCL
SDA
DAVN
VDDD
VSSD
VSSD
OSCI
OSC0
OSC0
TCON
MPTH
MRO
LVIN
CIN
SCOUT
VREF
MPX
VSSA
VDDA
AFIN
MAD
PSWN
5
4
4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
OPOUT
CH4-IN
CH4
CTL1
CTL2
FWD
REV
TRAY
GND
CH3 –
CH5 –
COM
CH4 +
CH3 +
CH3-IN
CH3
VREF
CH2
CH2-IN
VCC
VCC
CH1 –
CH2 –
CH1-IN
OP IN –
CH1
CH1 +
OP IN +
CH2 +
DRIVE
BUFFER
DRIVE
BUFFER
DRIVE
BUFFER
DRIVE
BUFFER
DRIVE
BUFFER
DRIVE
BUFFER
DRIVE
BUFFER
DRIVE
BUFFER
DRIVE
BUFFER
LEVEL
SHIFT
LEVEL
SHIFT
LEVEL
SHIFT
LEVEL
SHIFT
THERMAL
SHUT
DOWN
15
16
17
18
19
20
21
22
23
24
25
26
27
28
LOGIC
CTL1
CTL2
FWD
REV
V/I
XLON
SPOD
SPOC
SPOB
SPOA
CLKO
VDD
CNIN
SEIN
CLOK
XLAT
XLTO
DATO
52
53
54
55
56
57
58
59
60
61
62
63
64
51
SERVO AUTO
SEQUENCER
SEQUENCER
33
34
35
36
37
38
39
40
41
42
43
45
46
47
48
49
50
44
DATA
XRST
SENS
MUTE
SQCK
SQSO
EXCK
SBSO
SCOR
VSS
WFCK
EMPH
DOUT
C4M
FSTT
XTSL
XTAO
XTAO
XTAI
MNTO
20 21 22 23 24 25 26 27
29 30 31 32
28
LRCK
PCMD
BCLK
GTOP
XUGF
XPCK
VDD
GFS
RFCK
C2PO
XROF
MNT3
MNT1
1
2
3
4
5
6
7
8
9
9
10
11
12
16
17
18
19
13
14
15
FOK
MON
MDP
MDP
MDS
LOCK
TEST
FILO
FILI
PCO
VSS
VSS
AVSS
CLTV
AVDD
RF
BIAS
ASYI
ASYO
ASYE
WDCK
5
14
CPU
INTERFACE
SUB CODE
PROCESSOR
DIGITAL
CLV
EFM
DEMODULATOR
DIGITAL
PLL
ASYMMETRY
CORRECTOR
CORRECTOR
5
D/A
INTERFACE
ERROR
CORRECTOR
3
6
3
16K
RAM
DIGITAL
OUT
CLOCK
GENERATOR
4
IC1 CXD2507AQ
IC3 BA6796FP-T1
IC602 SAA6588T-118
• IC Block Diagrams
Click on the first or last page to see other CDX-C4840R / CDX-C4850R service manuals if exist.