CFD-V17 - Sony Audio Service Manual (repair manual). Page 8

Read Sony CFD-V17 Service Manual online

— 20 —
Pin No.
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
I/O
I
O
I
I
I
I
O
I
O
O
O
O
O
O
I
O
O
I
O
O
I
O
O
O
Description
Constant-current input for OP amplifier
Analog power supply
EFM full swing output ("L" = Vss, "H" = VDD)
Asymmetry comparator voltage input
Asymmetry circuit constant-current input
EFM signal input
Analog ground
VCO1 control voltage input for frequency-multiplication
Filter output for master PLL (Sleeve = digital PLL)
Filter input for master PLL
Charge pump for master PLL
Analog power supply
Digital ground
Digital power supply
Digital Out output terminal (Not used)
D/A interface  LR clock output f = Fs (Not used)
D/A interface  Serial data output (2`s COMP, MSB fast) (Not used)
D/A interface  Bit clock output (Not used)
"H" output when the playback disc is emphasis ON. "L" output when emphasis OFF (Not used)
Power supply for master clock
Crystal oscillation circuit input terminal. When the master clock is input from the outside,
input from this terminal
Crystal oscillation circuit output terminal
Ground terminal for master clock
Analog power supply
L-ch: analog output terminal
L-ch: OPAMP input terminal
L-ch/LINE output terminal
Analog ground
Analog ground
R-ch: LINE output terminal
R-ch: OPAMP input terminal
R-ch: analog output terminal
Analog power supply
R-ch/"O" detection flag (Not used)
L-ch/"O" detection flag (Not used)
Pin Name
IGEN
AV
DD
ASYO
ASYI
BIAS
RFAC
AV
SS
CLTV
FILO
FILI
PCO
AV
DD
V
SS
V
DD
DOUT
LRCK
PCMD
BCK
EMPH
XV
DD
XTAI
XTAO
XV
SS
AV
DD
1
AOUT1
AIN1
LOUT1
AV
SS
1
AV
SS
2
LOUT2
AIN2
AOUT2
AV
DD
2
RMUT
LMUT
Note) • The PCMD is 2`s complement output of the MSB first.
• The GTOP is to monitor the protection status of the frame sync. ("H": sync protection window open)
• The XUGF is the frame sync obtained by the EFM signal and negative pulse. Signal before sync protection
• The XPCK is the inverted signal of the EFM PLL clock. The PLL is made so that the trailing edge and the changing point of the EFM signal agree.
• The GFS becomes "H" when the frame sync and inner protection timing agrre.
• The RFCK is the signal of 136 !!s cycle from the X`tal accuracy.
• The C2PO is the signal to indicate the error status of the data.
• The XROF is the signal when the 16K RAM exceeds the jitter margin of +/- 4frames.
COMMANDBIT
OUTPUT DATA
MTSL1
0
0
1
MTSL0
0
1
0
XPCK
MNT0
XPCK
XUGF
MNT1
RFCK
GFS
MNT3
XROF
C2PO
C2PO
GTOP
Combination of MONITOR output
Page of 20
Display

Click on the first or last page to see other CFD-V17 service manuals if exist.