LC-42RD2E (serv.man5). Major IC Informations - Sharp TV Service Manual (repair manual). Page 2

LC-42RD2E/S/RU

5 – 2

The Sii9025 is a compliant with the latest HDMI 1.2 (High Definition Multimedia Interface) specification.

Backward compatibility with DVI 1.0 allows HDMI systems to connect to existing DVI 1.0 hosts.

The SiI9025 is capable of receiving and outputting two channel digital audio at up to 192 kHz- an excellent solution for Digital TVs.

An S/PDIF port supports up to 192 kHz audio.

The SiI9025 also comes pre-programmed with HDCP keys, greatly simplifying the manufacturing process, while providing the highest level of HDCP
key security.

1) Dual-Input HDMI 1.2, HDCP 1.1 and DVI 1.0 compliant receiver.

2) Integrated TMDSR core.

3) Digital video interface supports video processors:

• 24-bit RGB/YCbCr 4:4:4

• 16/20/24-bit YCbCr 4:2:2

• 8/10/12-bit YCbCr 4:2:2 (ITU BT.656)

• 12-bit DMO (Digital Multimedia Output) RGB/YCbCr 4:4:4 (clocked with rising & falling edges)

• Color Space Conversion for both RGB-to-YCbCr and YCbCr-to-RGB (both 601 and 709)

• Auto video mode configuration simplifies system firmware design.

4) Digital audio interface supports high-end audio systems:

• One programmable I2S output for connection to low-cost DACs at 32-192kHz.

• S/PDIF output supports PCM, Dolby Digital, DTS digital audio transmission (32-192 kHz Fs) using IEC60958 and IEC61937.

• Auto audio error detection with programmable soft mute.

5) Integrated HDCP decryption engine for receiving protected audio and video content.

6) HDCP Built in Self Test (BIST) lowers cost to test HDCP operation.

7) Pre-programmed HDCP keys provide highest level of key security, simplifies manufacturing.

The TLVD823 is a 170MHz LVDS (Low Voltage Differential Signaling) 48-bit interface chip set for transmission. It is an LSI for serializing and transmit-
ting RGB signal, HD, VD, blanking signal and pixel clock.

LVDS is a method for transmitting high-speed digital signal via cable driven by low-amplitude differential signal. 1 LINK consists of five pairs of differ-
ential signals.

The TA, TB, TC, and TD pairs are used for data transmission, and the TCLK pair is used for pixel clock transmission. Seven data bits of TA, TB, TC
and TD each (28 in total) are transmitted per pixel clock.

The input RGB (48 bit) signal and sync signal (HD, VD and DE) are allocated to the 56 data which are equal to 2 LINK. The output digital video signal
is sent to the LCD controller circuit.

The TDA8931 is a switching power stage for high efficiency class-D audio power amplifier systems.

With this amplifier a compact 1x 20 W closed loop self-oscillating digital amplifier system can be built.

The audio output of LC-42RD2E are set to 15W, respectively.

This IC is a high performance CMOS super technology 16Mbit Flash Memory.

Start software (loader) for the CPU with a built-in digital processor and application software have been written on this Flash Memory.

The digital processor reads these soft wares on start-up and implements them.

This IC is 64Mb SDRAM (static dynamic random-access memory) IC.

In this equipment, it is used for SMI memory (for image processing), and data is used for operation of the digital processor.

This is a video/ audio signal processing IC (Digital Processor) (STi5516) for digital tuner, which has been manufactured by ST Microelectronics, and
incorporates a CPU.

In this equipment, it implements GUI processing and video/audio processing for digital tuner, negotiation processing with CI-CARD, etc. 

The MP1415C is a monolithic step-down switch mode Converter with a built-in internal power MOSFET. It actives 2A continuous output current over
a wide input supply range with excellent load and line regulation.

Current mode operation provides fast transient response and eases loop stabilization.

Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.