Read Panasonic SV-AV30U / SV-AV20U / SV-AV20E / SV-AV20B / SV-AV20EN Service Manual online
6.4. DSC BLOCK DIAGRAM
L
H
H
H
-
-
TRIGEND
CHAEND
CHARGE
CONTROL
FROM
(SD CARD CONNECTOR)
HS3401
IC3404
(SD CARD CONTROLLER)
IC3403
(16Mbit FLASH MEMORY)
(64Mbit SDRAM)
IC3457
SDRAM
-
-
-
-
-
-
-
-
--
-
-
---
-
-
-
QR3401
6
4
3
2
57
58
55
28
25
59
60
61
43
42
41
40
39
38
35
34
14
13
3
6
11
7
1
9
1
10
2
12
5
16
15
14
36
32
31
54
286
277
274
265
261
256
253
244
57
202
200
198
191
188
175
172
166
164
160
158
153
150
149
148
147
146
145
144
143
142
141
140
139
60
61
62
63
72
137
37
118
120
121
FOR MICOM CLOCK
27.000MHz 100ppm
FOR USB CLOCK
48MHz OSC
29
13
12
28
107
100
94
44
41
40
38
39
74
73
34
8
35
234
233
80
79
105
98
92
84
AUD CS
UC SDO
UC SDIO
UC SSCL
AD PD
BCLK
LRCK
SDTO0
SDTI
HP ON
SP ON
BST
LINE MUTE
FROM POWER
TO EVR
FRONT C.B.A.
TRIGGER
X3404
2
3
1
(16.934MHz GENE.)
IC3405
4
1
3
5
CONT
F OUT
XT
XT
(MPEG MASTER AUDIO CLOCK GENE.)
IC3402
16K WARD RAM
IMAGE BUFFERS
CONTROLLER
SDRAM
FOR SD AUDIO REF OSC
24.576MHz OSC
XT
XT
F OUT
CONT
5
3
1
4
1
2
4
(USB JACK)
JK1501
VBUS
D-
D+
1
2
3
47
46
45
45
46
47
PS1502
PS1502
PS1502
PP1001
PP1001
PP1001
8,9
7
6
5
6
5
4
2,3
FP7001
FP7001
FP7001
FP7501
FP7501
FP7501
FP7001
FP7501
(STEP-UP TRANSFORMER)
T7001
5
3
6
1
2
4
(TRIGGER COIL)
L7001
3
2
1
USB VBUS
USB D-
USB D+
ARM BUS
DIGITAL VIDEO(NC)
RED
GREEN
BLUE
C SYNC
(DSC ENGINE)
IC3401
DI
DO
SK
CS
IC3458
(4Kbit EEPROM)
SDCLK
UC CS
UC SDI2
UC SDO2
UC SCLK2
CONTROL
TO/FROM
MCLK
XRST
MCLK
CCLKEN
MNIRQ
XMNCS
XMNRE
CEB
OEB
WEB
RSTB
EVR
TO/FROM
CAMERA IF
TO/FROM
TD2
TD1
TMS2
TRST
TDO DSC
CLK27M2
CLK27M1
INV2
INH2
VIN0-7(8bit)
X OUT
X IN
48M XO
48M XIN
ENABLE 1
SERIAL DATA
USB D+
USB D-
VBUS
USB VBUS
TRIGEND
CHAEND
CHARGE
DAC CIRCUIT
VDD FOR
DAC POWER ON
TXD1
RXD1
CARD ACCESS
MAIN CONNECTION
TO
DSP CLKS0
QR3405
Q3401
QR3402
SWITCH
DAC POWER
DSC25 TX
DSC25 RX
CONTROL
TO/FROM
AUDIO
TO/FROM
REG 3.2V
DSC24 RESET
MAIN CONNECTION
REG 3.2V
ACS LED
20
19
18
17
50
5
2
6
3
4
1
47
51
48
27
IS 44.2KHz)
SAMLING FREQUENCY
USED WHEN AUDIO
16.934MHz OSC:
NOREG2
ST NOREG
POWER
FROM
END:ON
CHARGE
:ON
START
CHARGE
Q7003
QR7001
X3402
X3403
X3401
LAMP
SCOPIC
STROBE
DP7001
ENABLE 0
SERIAL DATA
MEMORY I/F
EXTERNAL
QR3404
IC3406
DAOUT R
DAOUT G
DAOUT B
CSYNC
CONTROLLER
INTERRUPT
32K bytes RAM
BUS CONTROLLER
I/F
JTAG
ENGINE
VLC/VLD
EXTENSION
IMAGING
32K WARD RAM
DSP
DSPC
HP1B
ANALOG VIDEO
DACX3
ENCODER
NTSC/PAL
OSD
(PLLX3)
CONTROL
CLOCK
INTERFACE
OUT
EXTERNAL MEMORY ADDRESS
I/O
EXTERNAL MEMORY DATA
I/O
DATA
OUT
ADDRESS
SDO0
SDI0
SCLKO
XRST
MCLK
CCLKEN
MNIRQ
FLASH ROM CHIP ENABLE
EXT.MEMORY OUTPUT ENABLE
EXT.MEMORY WRITE ENABLE
EXT.MEMORY CHIP ENABLE
RESET
BLANK 1
BLANK 0
MASK(7:0)
MASK(15:8)
MASK(23:16)
MASK(31:24)
CLOCK ENABLE
WRITE ENABLE
COLUMN ADDRESS STROBE
RAW ADDRESS STROBE
CLOCK
CS
TCK
TD
TMS
TRST
TDO
EXT CLK
CLK OUT
C PCLK
V SYNC
H SYNC
C DATA4-11
DSC RESET
FROM CAMERA IF
WP
C.DET
CARD DAT0
SDDAT0
CARD DAT1
SDDAT1
CARD DAT2
SDDAT2
CARD DAT3
SDDAT3
CARDWP
SD0WP
CARD CMD
SD0CMD
CARD DET
SD0CD
SDCLK
SDCLK
XMNWE
F A1-7
F D0-15
26
28
11
12
242
239
238
236
F A1-19
F D0-15
F A0
F A10
F A11
F A20
F D0
F D5
F D6
F D15
S D25
S D24
S D24
S D11
S D10
S D10
S D3
S D2
S D2
S D1
S D31
S A0
S A4
S A5
S A10
S BA0
S BA1
S DQMLL
S DQMLH
S DQMHL
S DQMHH
S CKE
S WE
S CAS
S RAS
S CLK
S CS
109-116
SV-AV30U,SV-AV20U/E/B/EN
DSC BLOCK DIAGRAM
SV-AV30U / SV-AV20U / SV-AV20E / SV-AV20B / SV-AV20EN
10
Click on the first or last page to see other SV-AV30U / SV-AV20U / SV-AV20E / SV-AV20B / SV-AV20EN service manuals if exist.