Read Panasonic BL-C101CE / BL-C101E / BL-C121CE / BL-C121E Service Manual online
10
BL-C101CE/BL-C101E/BL-C121CE/BL-C121E
4.1.3.
RTC Block
Real Time Clock (IC3)
Operating Power Supply: 3.3 V (3 V battery for back up)
Package: 4 pin SOP
Outline of Operation: Clock data is saved and time data is imported from the CPU (IC101) when the system is booted.
Backup Battery provides power when power supply is out.
Package: 4 pin SOP
Outline of Operation: Clock data is saved and time data is imported from the CPU (IC101) when the system is booted.
Backup Battery provides power when power supply is out.
Lithium Battery (BAT1)
Output Voltage: 3 V
Capacity: 190 mAh
Outline of Operation: A backup power supply for Real Time Clock (IC3).
Capacity: 190 mAh
Outline of Operation: A backup power supply for Real Time Clock (IC3).
4.1.4.
CMOS Block
The CMOS image sensor is contained in a single chip that integrates the sensor optical receiver with the digital image signal pro-
cessing.
The device is equipped with a micro lens that enhances sensitivity for each individual pixel. Optical energy is converted to analog
voltage and then converted to a digital signal by a 10-bit AD converter.
Pixel optical reception voltage signals converted to digital signals are converted to digital color image signals by the digital signal
processor (DSP) and YUV are sequentially output in 8 bit wide format together with PCLK, VD and HD signals for timing interface.
The DSP is equipped with AE (Auto Iris) and AWB (Auto White Balance) functions whereby the signals are controlled automatically
by algorithm within the chip.
The register of the CMOS image sensor is set by the I2C bus of IC101 (CPU).
cessing.
The device is equipped with a micro lens that enhances sensitivity for each individual pixel. Optical energy is converted to analog
voltage and then converted to a digital signal by a 10-bit AD converter.
Pixel optical reception voltage signals converted to digital signals are converted to digital color image signals by the digital signal
processor (DSP) and YUV are sequentially output in 8 bit wide format together with PCLK, VD and HD signals for timing interface.
The DSP is equipped with AE (Auto Iris) and AWB (Auto White Balance) functions whereby the signals are controlled automatically
by algorithm within the chip.
The register of the CMOS image sensor is set by the I2C bus of IC101 (CPU).
Package: 27pin module
Available Number of Pixels: 640 x 480 pixels
Image Area: 1/4 inch Optical Size
Input Clock: 27 MHz
Power Supply: AVDD = +3.1 V DOVDD = +3.0 V DVDD = +1.8 V
Available Number of Pixels: 640 x 480 pixels
Image Area: 1/4 inch Optical Size
Input Clock: 27 MHz
Power Supply: AVDD = +3.1 V DOVDD = +3.0 V DVDD = +1.8 V
CMOS image sensor block figure
Click on the first or last page to see other BL-C101CE / BL-C101E / BL-C121CE / BL-C121E service manuals if exist.