Read LG 60PX950-SA (CHASSIS:PB01B) Service Manual online
Great Company Great People
Blue Ocean P³ Innovation
20. Block Diagram – 3DF B/D
(PDP 3DTV)
LVDS (51P
in)
BCM
I2C
L/R DETECT
FPGA RESET
LVDS 2Ch
I2C
L/R DETECT
FPGA RESET
LVDS 2Ch
X-tal
(54MHz)
DDR2
(512Mbitx2)
PROM
(16Mbit)
2D to 3D
Converter
(FPGA)
EP3C55F484
3D Formatter
(FPGA)
EP3C55F484
I2C
FPGA RESET
LVDS 2Ch
X-tal
(54MHz)
PROM
(16Mbit)
LVDS 2Ch
(
Left
)
LVDS (80P
in)
LVDS 2Ch
(
Right
)
3D
_S
YN
C
3D_SYNC
■ Input
1 LVDS RX (2 channel)
10 bit 1920x1080p@60Hz
10 bit 1920x1080p@60Hz
■ Output
2 LVDS TX (4 channel)
10 bit 1920x1080p@120Hz
10 bit 1920x1080p@120Hz
■ Processing
148.5 MHz, 74.24 MHz
DDR2 IF(153MHz)
CSC (RGB ÅÆ YUV) included
Scaler included
I2C input from LVDS RX
DDR2 IF(153MHz)
CSC (RGB ÅÆ YUV) included
Scaler included
I2C input from LVDS RX
5V_VCC
5V_VCC
3D_SYNC
Click on the first or last page to see other 60PX950-SA (CHASSIS:PB01B) service manuals if exist.