42LV5400 (CHASSIS:LA12E) - LG TV Service Manual (repair manual). Page 20

Read LG 42LV5400 (CHASSIS:LA12E) Service Manual online

THE    SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS 
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE    SYMBOL MARK OF THE SCHEMETIC.
NAND_DATA[0]
NAND_DATA[1]
CI_ADDR[12]
NAND_DATA[2]
CI_ADDR[2]
NAND_DATA[1]
NAND_DATA[3]
CI_ADDR[7]
CI_ADDR[13]
CI_ADDR[14]
NAND_DATA[4]
NAND_DATA[2]
NAND_DATA[3]
NAND_DATA[7]
NAND_DATA[5]
CI_ADDR[8]
NAND_DATA[7]
NAND_DATA[0]
NAND_DATA[6]
CI_ADDR[4]
CI_ADDR[9]
NAND_DATA[4]
CI_ADDR[3]
NAND_DATA[6]
NAND_DATA[5]
CI_ADDR[10]
CI_ADDR[11]
CI_ADDR[5]
CI_ADDR[6]
R185
0
TXA0N
SOC_RESET
TXBCLKP
R151
0
16Gbit
R147
1K
JTAG
TXD0P
R170
10K
SDA2_3.3V
HDMI_ARC
R172
4.7K
OPT
TXD1P
C103
0.1uF
54MHz_XTAL_P
R183
10K
C101
0.1uF
TXA1P
DTV/MNT_V_OUT
TXC0P
TXC1P
R180
10K
TXDCLKN
TXA3N
R115
10K
R132
4.7K
R120
10K
SCL0_3.3V
TXACLKN
+3.3V_Normal
R116
10K
OPT
NAND_DATA[6]
+3.3V_Normal
HDMI_CLK+
R118
10K
R150
1K
JTAG
NAND_WEb
+3.3V_Normal
P101
TJC2508-4A
1
VCC
2
SCL
3
SDA
4
GND
TXD2P
NAND_DATA[5]
C106
4.7uF
CI_ADDR[8]
SC_ID
JTAG_RESET
NAND_CEb2
+3.3V_Normal
R145
22
OPT
R157
10K
OPT
CI_ADDR[12]
R169
0
CI_ADDR[7]
C112
0.1uF
TXB4P
R107
2.7K
C107
33pF
50V
DVB_S
TXD1N
NAND_CEb
NAND_RBb
R101
4.7K
R124
1K
OPT
C119
0.1uF
16V
NAND_CLE
TXB2N
+3.3V_Normal
TXD4P
5V_HDMI_2
NAND_CEb2
C104
10uF
10V
TXA1N
TXB3N
BSS83
Q101
S
B
D
G
NAND_DATA[3]
HDMI_CLK-
R176
10K
SDA0_3.3V
JTAG_RESET
R111
10K
OPT
R191
33
TXD3P
TXB0P
R154
10K
OPT
BCM_RX
HDMI_RX2+
TXC2P
R103
4.7K
OPT
+3.3V_Normal
TXD2N
TXCCLKP
C102
4700pF
R198
10K
C111
0.01uF
NAND_ALE
TXBCLKN
NAND_DATA[0-7]
TXCCLKN
R179
10K
OPT
HDMI_RX1+
R117
10K
OPT
R135
33
C108
33pF
50V
DVB_S
R177
10K
FLASH_WP
TXA4N
R165
10K
R195
4.7K
IC103
M24M01-HRMN6TP
3
E2
2
E1
4
VSS
1
NC
5
SDA
6
SCL
7
WP
8
VCC
NAND_DATA[7]
R173
4.7K
TXB4N
R190
33
NAND_DATA[0-7]
NAND_WEb
R196
10K
NAND_CEb
R108
10K
CI_ADDR[4]
+3.3V_Normal
NAND_REb
R156
1K
JTAG
/CI_CE1
R155
10K
A_DIM
R153
1K
JTAG
TXA3P
HDMI_RX1-
NAND_DATA[0]
5V_HDMI_1
R194
2.7K
R127
10K
OPT
NAND_CLE
R125
1K
R178
10K
OPT
C105
2.2uF
10V
CI_ADDR[13]
C109
33pF
50V
54MHz_XTAL_N
R159
1K
JTAG
5V_HDMI_4
R128
10K
/PCM_WAIT
+3.3V_Normal
HDMI_RX0-
CI_ADDR[3]
BCM_TX
C110
33pF
50V
TXB1P
+3.3V_Normal
R184
10K
OPT
NAND_ALE
R144
22
OPT
TXA0P
R122
10K
SCL2_3.3V
NAND_DATA[1]
+3.3V_Normal
R106
3K
R119
10K
OPT
TXC3N
R175
10K
OPT
SCL3_3.3V
HDMI_RX0+
R123
10K
OPT
R167
10K
OPT
CI_ADDR[2]
R130
2K
OPT
R110
1.5K
R113
10K
R193
10K
R181
10K
OPT
R112
10K
TXACLKP
R148
0
16Gbit
TXB3P
R182
10K
TXC4N
R163
1K
JTAG
+3.3V_Normal
LNB_INT
R114
10K
OPT
P102
12505WS-10A00
JTAG
1
/TRST
2
TDI
3
TDO
4
TMS
5
TCK
6
/RST
7
DINT
8
VIO
9
GND
10
GND
11
GND
R140
560
1%
R158
10K
R162
1K
JTAG
TXA2P
TXA2N
NAND_RBb
NAND_DATA[4]
R136
33
R149
0
16Gbit
R143
22
OPT
TXC4P
R186
0
BSS83
Q102
S
B
D
G
NAND_DATA[2]
R139
0
JTAG
TXB1N
CI_ADDR[11]
CI_ADDR[9]
5V_HDMI_3
+3.3V_Normal
R166
1K
JTAG
RGB_DDC_SCL
+3.3V_Normal
TXD4N
TXC1N
54MHz_XTAL_P
TXDCLKP
R171
10K
OPT
TXC2N
TXC0N
R160
10K
OPT
TXB0N
NAND_REb
TXC3P
CI_ADDR[6]
R168
10K
PCM_5V_CTL
R189
1M
OPT
+3.3V_Normal
R141
4.7K
TXD0N
54MHz_XTAL_N
R192
10K
OPT
R146
10K
C118
0.1uF
16V
+3.3V_Normal
+3.3V_Normal
/CI_CE2
TXA4P
R164
10K
OPT
+3.3V_Normal
R161
10K
R142
22
OPT
R188
10K
R187
10K
OPT
SDA3_3.3V
NAND_CLE
R109
1.5K
FLASH_WP
TXB2P
+3.3V_Normal
TXD3N
+3.3V_Normal
CI_ADDR[2-14]
HDMI_RX2-
R174
4.7K
OPT
RGB_DDC_SDA
NAND_ALE
R126
1.2K
R129
1.2K
R121
1.2K
R131
1.2K
R199
22
R197
22
R105
4.7K
R104
4.7K
IC102
TC58DVG3S0ETA00
NAND_8Gbit
26
NC_17
27
NC_18
28
NC_19
29
I/O1
30
I/O2
31
I/O3
32
I/O4
33
NC_20
34
NC_21
35
NC_22
36
VSS_2
37
VCC_2
38
NC_23
39
PSL
40
NC_24
41
I/O5
42
I/O6
43
I/O7
44
I/O8
45
NC_25
46
NC_26
47
NC_27
48
NC_28
17
ALE
3
NC_3
6
NC_6
16
CLE
15
NC_10
14
NC_9
13
VSS_1
12
VCC_1
11
NC_8
10
NC_7
9
CE
8
RE
7
RY/BY
4
NC_4
5
NC_5
25
NC_16
24
NC_15
23
NC_14
2
NC_2
22
NC_13
21
NC_12
1
NC_1
20
NC_11
19
WP
18
WE
IC102-*1
TH58DVG4S0ETA20
DEV_NAND_16Gbit
26
NC_15
27
NC_16
28
NC_17
29
I/O1
30
I/O2
31
I/O3
32
I/O4
33
NC_18
34
NC_19
35
NC_20
36
VSS_2
37
VCC_2
38
NC_21
39
PSL
40
NC_22
41
I/O5
42
I/O6
43
I/O7
44
I/O8
45
NC_23
46
NC_24
47
NC_25
48
NC_26
17
ALE
3
NC_3
6
RY/BY2
16
CLE
15
NC_8
14
NC_7
13
VSS_1
12
VCC_1
11
NC_6
10
CE2
9
CE1
8
RE
7
RY/BY1
4
NC_4
5
NC_5
25
NC_14
24
NC_13
23
NC_12
2
NC_2
22
NC_11
21
NC_10
1
NC_1
20
NC_9
19
WP
18
WE
LGE35230(BCM35230KFSBG)
IC101
NON_BCM_CAP
HDMI0_CLKN
B5
HDMI0_CLKP
C5
HDMI0_D0N
A4
HDMI0_D0P
B4
HDMI0_D1N
A3
HDMI0_D1P
B3
HDMI0_D2N
A2
HDMI0_D2P
B2
CEC
W2
DDC0_SCL
V4
DDC0_SDA
W4
HDMI0_HTPLG_IN
V3
HDMI0_HTPLG_OUT
V2
HDMI0_ARC
D13
HDMI0_RESREF
E6
TXOUT0_L0N
AE27
TXOUT0_L0P
AE28
TXOUT0_L1N
AF27
TXOUT0_L1P
AF28
TXOUT0_L2N
AG27
TXOUT0_L2P
AG28
TXCLK_LN
AE26
TXCLK_LP
AF26
TXOUT0_L3N
AH27
TXOUT0_L3P
AG26
TXOUT0_L4N
AF25
TXOUT0_L4P
AE25
TXOUT0_U0N
AH26
TXOUT0_U0P
AG25
TXOUT0_U1N
AE24
TXOUT0_U1P
AD24
TXOUT0_U2N
AH25
TXOUT0_U2P
AF24
TXCLK_UN
AE23
TXCLK_UP
AD23
TXOUT0_U3N
AG24
TXOUT0_U3P
AF23
TXOUT0_U4N
AC22
TXOUT0_U4P
AD22
TXOUT1_L0N
AG23
TXOUT1_L0P
AH23
TXOUT1_L1N
AE22
TXOUT1_L1P
AE21
TXOUT1_L2N
AF22
TXOUT1_L2P
AH22
TXCLK1_LN
AG22
TXCLK1_LP
AF21
TXOUT1_L3N
AG21
TXOUT1_L3P
AF20
TXOUT1_L4N
AD21
TXOUT1_L4P
AC21
TXOUT1_U0N
AG20
TXOUT1_U0P
AH20
TXOUT1_U1N
AD19
TXOUT1_U1P
AE19
TXOUT1_U2N
AF19
TXOUT1_U2P
AH19
TXCLK1_UN
AE18
TXCLK1_UP
AD18
TXOUT1_U3N
AG19
TXOUT1_U3P
AF18
TXOUT1_U4N
AG18
TXOUT1_U4P
AF17
LT0VCAL_MONITOR
AC18
GPIO_BL_ON
AH16
BL_PWM/GPIO
AG16
LGE35230(BCM35230KFSBG)
IC101
NON_BCM_CAP
TVM_XTALIN
AG6
TVM_XTALOUT
AF6
IRRXDA
V5
FP_IN0
AB4
FP_IN1
Y4
SPARE_ADC1
AA4
SPARE_ADC2
Y5
FS_IN1
AB2
FS_IN2
AB5
VGA_SDA
U3
VGA_SCL
U2
RDA
Y2
TDA
Y1
BSCDATAA
AA3
BSCCLKA
AA2
RDB/GPIO
H3
TDB/GPIO
H2
BSC_S_SCL
H4
BSC_S_SDA
H5
NMIB
F25
POWER_CTRL
W5
AON_HSYNC
U5
AON_VSYNC
U4
AON_GPIO_36
W3
AON_GPIO_37
W1
AON_RESETOUTB
AB6
TVM_BYPASS
Y6
RESETB
Y3
RESETOUTB
G24
TMODE
J6
TESTEN
W6
VDAC_VREG
F7
VDAC_RBIAS
E7
FAD_7
AB1
FAD_6
AB3
FAD_5
AC1
FAD_4
AC2
FAD_3
AC3
FAD_2
AD2
FAD_1
AD3
FAD_0
AE2
FALE
AG1
FCEB_0
AF1
FCEB_1
AC5
FCEB_2
AE6
FCEB_3
AG5
NFWPB
AF3
FWE
AG2
FRD
AE3
FRDYB
AA5
FA_0
AF2
FA_1
AE1
FA_2
AC4
FA_3
AD5
FA_4
AD4
FA_5
AE4
FA_6
AE5
FA_7
AD6
FA_8
AH3
FA_9
AF4
FA_10
AH4
FA_11
AG4
FA_12
AF5
FA_13
AG3
FA_14
AH2
FA_15
AH5
TRSTB
AD15
TDI/GPIO
AF14
TDO
AH14
TMS/GPIO
AD14
TCK/GPIO
AG14
DINT/GPIO
AC16
AVS_VFB
AH7
AVS_VSENSE
AG7
AVS_RESETB
AD7
AVS_NDRIVE_1
AF7
AVS_PDRIVE_1
AH8
VDAC_1
C6
VDAC_2
D7
X101
54MHz
EAW58812611
SUNNY ELECTRONICS CORPORATION 
CRYSTAL_BCM_Sunny
4
GND_2
1
X-TAL_1
2
GND_1
3
X-TAL_2
X101-*2
54MHz
CRYSTAL_BCM_Lihom
EAW60763703
LIHOM CO., LTD.
4
GND_2
1
X-TAL_1
2
GND_1
3
X-TAL_2
X101-*3
54MHz
CRYSTAL_BCM_KDS
EAW58239604
DAISHINKU CORPORATION.
4
GND_2
1
X-TAL_1
2
GND_1
3
X-TAL_2
C114
12pF
C113
12pF
MAIN & NAND FLASH
BBS CONNECT
Write Protection
- High : Normal Operation
- Low  : Write Protection
NAND_DATA[0]:
0: System is LITTLE endian (O)
1: System is BIG endian
CI_ADDR[7]:
0: Disable EDID automatic Downloading from Flash (O)
1: Enable EDID automatic Downloading from Flash
NAND_DATA[6] : 
0: Disable OSC clock output on chip Pin (O)
1: Enable OSC clock output on chip pin.
CI_ADDR[6]:
0: Host MIPS run at 500 MHz (O)
1: Host MIPS run at 250 MHz
NAND_CLE:
0: Differential Oscillators TVM not bypassed (O)
1: Differential Oscillators TVM bypassed
NAND_DATA[4]:
0: 27MHz TVM Crystal Frequency
1: 54MHz TVM Crystal Frequency (O)
Write Protection
- Low  : Normal Operation
- High : Write Protection
000 = ECC disabled
001 = ECC 1-bit repair
010 = ECC 4-bit BCH (O)
011 = ECC 8-bit BCH, 27 byte spare
100 = ECC 12-bit BCH, 27 byte spare
101 = ECC 8-bit BCH, 16 byte spare
110, 111 = Reservedd
NAND ECC (FA3, FA2, FALE)
BCM REFRENCE is 562ohm
A8’h
FOR HDMI STANDARD
APPLY ONLY WHEN CONNECT TO PULL-UP GPIO
BCM35230
1
CI_ADDR[9],CI_ADDR[11],CI_ADDR[12],CI_ADDR[13]
TVM Crystal oscillator bias/gain control
0000: 210uA
0001: 390uA
0010: 570uA
0011: 730uA
0100: 890uA (O)
0111: 1290uA  
1000: 1416uA
1111: 2196uA
0101, 0110, 1001, 1010, 1011, 1100, 1101, 1110: Reserved
CI_ADDR[8]:
0: RESETOUTb (in On/Off only) stay asserted until software releases them.
1: Fix amount of delay for de-assertion on RESETOUTb (in On/IOff only)
   at end of RESETb pulse (O)
NAND_DATA[3]:
0: MIPS will boot from external flash (O)
1: MIPS will boot from ROM
NAND_DATA[5]:
0: FLASH MODE (O)
1: BSC_SLAVE(BBS) MODE
Boot ROM Device Select - (FA4,FAD7,FAD2,FAD1)
0000: ST Micro M25P or compatible Serial Flash
0010: 8-bit 512Mbit 512B page SLC NAND Flash devices
0100: 8-bit 128, 256Mbit 512B page SLC NAND Flash devices
0110: 8-bit 1Gbit 2KB page SLC NAND Flash devices
1000: 8-bit 2Gbit, 4Gbit, 8Gbit 2KB page SLC NAND Flash devices
1010: 8-bit 16Gbit, 32Gbit 4KB page SLC NAND Flash devices (O)
0001: 8-bit 8/16/32Gbit 2KB page MLC NAND Flash devices
0011: 8-bit 16/32Gbit 4KB page MLC NAND Flash devices
0101: 8-bit 32Gbit 8KB page MLC NAND Flash devices
0111: 3B dual IO Serial Flash
1001: BB dual IO Serial Flash
1011: fast Serail Flash > 50Mhz
1100: OneNAND Flash (always 16-bit)
1110: Reserved
1101, 1111: Reserved
NAND FLASH MEMORY 8Gbit
57
Strap Setting
54MHz X-TAL
NVRAM
IC102
1ST : EAN60999801  2ND : T-TC58DVG3S0ETA00
DUAL COMPONENT
IC102-*1
DVB_S Option: apply EU Satellite model
2010.09.18
16Gbit
Page of 79
Display

Click on the first or last page to see other 42LV5400 (CHASSIS:LA12E) service manuals if exist.